

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/605,167	09/12/2003	Dureseti Chidambarrao	FIS920030185US1	2166
29625 7	590 06/17/2004		EXAM	INER
MCGUIRE WOODS LLP			PERKINS, PAMELA E	
1750 TYSONS SUITE 1800	S BLVD.		ART UNIT	PAPER NUMBER
MCLEAN, VA	A 22102-4215		2822	

DATE MAILED: 06/17/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)		
Office Action Summary		10/605,167	CHIDAMBARRAO ET	CHIDAMBARRAO ET AL.  Art Unit	
		Examiner	Art Unit		
		Pamela E Perkins	2822		
Period f	The MAILING DATE of this communication a or Reply	appears on the cov r sheet w	ith th correspond nce addre	SS	
THE - Exte after - If the - If NO - Failt Any	MAILING DATE OF THIS COMMUNICATION IN THE PRIOR OF THE P	N. 1.136(a). In no event, however, may a reply within the statutory minimum of this dod will apply and will expire SIX (6) MON tute, cause the application to become Al	reply be timely filed  ty (30) days will be considered timely.  NTHS from the mailing date of this commoderations  BANDONED (35 U.S.C. § 133).	unication.	
Status					
1)⊠	Responsive to communication(s) filed on 15	5 April 2004.			
2a) <u></u> ☐	This action is <b>FINAL</b> . 2b)⊠ T	his action is non-final.			
3)□	Since this application is in condition for allow closed in accordance with the practice under	•	·	erits is	
Disposit	ion of Claims				
4)⊠ 5)⊠ 6)⊠ 7)⊠ 8)□	Claim(s) <u>1-18</u> is/are pending in the application 4a) Of the above claim(s) is/are with the claim(s) <u>14-18</u> is/are allowed.  Claim(s) <u>1-6</u> is/are rejected.  Claim(s) <u>7-13</u> is/are objected to.  Claim(s) are subject to restriction and	Irawn from consideration.			
Applicat	ion Papers				
	The specification is objected to by the Exam The drawing(s) filed on <u>12 September 2003</u> Applicant may not request that any objection to t	is/are: a) ☐ accepted or b) ☐ he drawing(s) be held in abeya	nce. See 37 CFR 1.85(a).		
11)	Replacement drawing sheet(s) including the corr The oath or declaration is objected to by the	· · · · · · · · · · · · · · · · · · ·		` '	
Priority (	under 35 U.S.C. § 119				
a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of:  1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the papplication from the International Bure See the attached detailed Office action for a light section.	ents have been received. ents have been received in A riority documents have beer eau (PCT Rule 17.2(a)).	application No received in this National Sta	ge	
Attachmer					
	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948)		Summary (PTO-413) s)/Mail Date		
3) 🛛 Infor	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/ er No(s)/Mail Date <u>4/15/04</u> .		nformal Patent Application (PTO-15	2)	

Application/Control Number: 10/605,167

Art Unit: 2822

#### **DETAILED ACTION**

This office action is in response to the filing of the election on 15 April 2004.

Claims 1-18 are pending; claims 19 and 20 have been cancelled.

#### Election/Restrictions

Applicant's election without traverse of claims 1-18, drawn to a method of manufacturing a semiconductor device in the reply filed on 15 April 2004 is acknowledged.

Claims 19 and 20 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected invention II, there being no allowable generic or linking claim. Election was made **without** traverse in the reply filed on 15 April 2004.

# **Drawings**

The drawings are objected to as failing to comply with 37 CFR 1.84(p)(5) because they include the following reference character(s) not mentioned in the description: "34" in figure 8. Corrected drawing sheets, or amendment to the specification to add the reference character(s) in the description, are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by

Application/Control Number: 10/605,167

Art Unit: 2822

the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

# Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-6 are rejected under 35 U.S.C. 102(b) as being anticipated by Doyle et al. (6,228,694).

Doyle et al. disclose a method for manufacturing a semiconductor device where a semiconductor layer is formed on a substrate; forming an oxide layer between the semiconductor layer and the substrate; expanding a first region of the substrate to push up a first portion of the semiconductor layer; compressing a second region of the substrate to pull down a second portion of the semiconductor layer; forming an N type device over the first portion of the semiconductor layer; and forming a P type device over the second portion of the semiconductor layer (Fig. 2A & 2B; col. 3, lines 27-63; col. 5, lines 5-25). Doyle et al. further disclose the step of expanding the first region comprises a step of ion-implanting an expansion element in the first region of the substrate, wherein the expansion element is ion-implanted at an implantation concentration of approximately 1 x 10<sup>14</sup> atoms/cm<sup>2</sup> and 5 x 10<sup>16</sup> atoms/cm<sup>2</sup> to at an

Art Unit: 2822

implantation energy of approximately 30 KeV to 300 KeV and the concentration peak of the implanted expansion element is confined within the first region (col. 8, lines 4-56). Doyle et al. also disclose the expansion element as  $0_2$  (col. 8, lines 17-20).

## Allowable Subject Matter

Claims 7-13 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claims 14-18 are allowed.

The following is a statement of reasons for the indication of allowable subject matter: prior art does not anticipate, teach, or suggest a method of manufacturing a semiconductor device where a semiconductor layer is formed on a substrate; selectively ion-implanting an expansion element in a first region of the substrate; selectively ion-implanting a compression element in a second region of the substrate; annealing to expand the first region and to compress the second region, wherein the expanded first region pushes up a first portion of the semiconductor layer and the compressed second region pulls down a second portion of the semiconductor layer; and forming an N type device on the first portion of the semiconductor layer; and forming a P type device on the second portion of the semiconductor layer.

Art Unit: 2822

## Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Crowder et al. (6,261,876) disclose the step of expanding the first region comprises a step of ion-implanting an expansion element in the first region of the substrate.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Pamela E Perkins whose telephone number is (571) 272-1840. The examiner can normally be reached on Monday thru Friday, 9:00am to 5:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on (571) 272-1852. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

AMIR ZARABIAN SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800

PEP